Allow for 64-bit cache-line alignments in code segment.